Abstract: This paper presents a current sensing principle appropriate for use in power electronics' converters. This current measurement principle has been developed for metal oxide semiconductor field effect transistor (MOS-FET) and is based on U DS voltage measurement. In practice, shunt resistors and Hall effect sensors are usually used for these purposes, but the presented principle has many advantages. There is no need for additional circuit elements within high current paths, causing parasitic inductances and increased production complexity. The temperature dependence of MOS-FETs conductive resistance R DS−ON is considered in order to achieve the appropriate measurement accuracy. The "MOS-FET sensor" is also accompanied by a signal acquisition electronics circuit with an appropriate frequency bandwidth. The obtained analogue signal is therefore interposed to an A-D converter for further data acquisition. In order to achieve sufficient accuracy, a temperature compensation and appropriate approximation is used (R DS−ON = R DS−ON (ϑ j )). The MOS-FET sensor is calibrated according to a reference sensor based on the Hall-effect principle. The program algorithm is executed on 32-bit ARM M4 MCU, STM32F407.
Introduction
Recently, there has been significant interest in any kind of power electronics' converters for using current sensors for current control purposes [1] [2] [3] . The more frequently-used current measurement principles in power electronics' converter applications are based on the magnetic principle and/or voltage measurement on a shunt resistor. Both of them must also be equipped with appropriate analogue signal acquisition electronic circuits. However, high currents, flowing through shunt resistors, causes additional power losses. On the other hand, the shunt measurement principle reduces the costs of power electronic converters, whilst those sensors based on the magnetic principle are relatively expensive. Based on the shunt resistor principle, MOS-FETs (basic elements in power converters) can be used as current sensors. MOS-FETs are appropriate as sensors in many different application, as was investigated in [4] [5] [6] . The on-state resistance of MOS-FETs, R DS−ON , can act as the shunt resistance and can be used as it. The benefit of such organized measurement devices is obvious: there is no need for additional elements for current measurement purposes in power converters.
Motivations for this research effort have included cost savings associated with reducing the number of current sensors. Some of the basic challenges associated with achieving effective and accurate current measurement are dealing with temperature compensation, linearization and the calibrating of a whole measurement chain [7, 8] . The use of MOS-FETs as a current sensor is considered in [9] , where the authors describe an analog solution to be used for transistor protection. Furthermore, in [10] , the authors applied the MOS-FET as a sensor, placing attention on the temperature circuit, as well, but an additional MOS-FET was used as a sensor circuit. The synchronization issues must also be considered when using the micro-controller. Such an organized sensor has limited accuracy, depending on the quality of the sensor's instrumental amplifier and the evaluation of the R DS−ON changes. The sensor circuit has limited bandwidth and disturbance rejection. R DS−ON depends on gate-source voltage U GS and MOS-FET junction temperature. The range of resistance changes due to the temperature is significant, which means that the MOS-FET sensor's accuracy strongly depends on junction temperature at a particular time instant. The MOS-FET junction temperature (ϑ j ) is impossible to measure; therefore, the thermal model is used for evaluation of the R DS−ON = R DS−ON (ϑ j ). This phenomena was studied in [11, 12] . This paper proposes an algorithm for using the MOS-FET resistance R DS−ON for current measurement purposes in a power converter circuit. The Introduction is followed by Section 2, where the measuring principle is presented considering the estimation of the MOS-FET junction temperature by evaluating of the MOS-FET power dissipation. Furthermore, an appropriate acquisition electronics circuit is featured for U DS , case and heat sink temperature measurement. Section 3 describes the experimental setup. Experimental results and the discussion are given in Section 4. Section 5 concludes the paper.
The Measuring Principle
Voltage U DS is measured when the MOS-FET is in the on-state. Figure 1a shows the half-leg circuit with the appropriate inductor as a DC-DC step-up converter. Voltage over Q 2 terminals (drain source) appears as a consequence of the current flowing through transistor Q 2 on-state resistance R DS−ON , as indicated in Figure 1b . Figure 2 shows the expected waveforms of inductor current I d , MOS-FET current I DS and the voltage on the MOS-FET U DS . The upper MOS-FET Q 1 is in the off-state and the lower Q 2 in the on-state. When digital control is applied, the current sensor is usually triggered in the middle of the time interval T on . Due to measurement synchronization, the measured signal corresponds to the average value of the inductor current at the interval T s indicated by I d,av . If the resistance R DS−ON is known by measuring the U DS in the middle of interval T on , by applying Ohm's law, the average current can be calculated as follows:
(1) Figure 1 . The step-up converter scheme. In general, the R DS−ON is known, but it is not constant. In order to determine the R DS−ON accurately, it is necessary to evaluate its dependence on the junction temperature ϑ j . The data-sheet [13] of the chosen MOS-FET transistor IRFB4110 was used for the evaluation of the function R DS−ON = R DS−ON (ϑ j ). The temperature dependence was evaluated by the curve shown in Figure 3 . Those points indicated by * were extracted from the curve and are arranged in Table 1 , where r represents the normalized MOS-FET resistance. For the chosen MOS-FET:
where R DS−ON (25 o C) = 3.7 mΩ. As suggested in [14] and by using the data indicated in Table 1 , the approximated analytical term for r is obtained by a second order quadratic equation with coefficients K 0 , K 1 and K 2 as follows:
where K 0 , K 1 and K 2 are indicated in Table 2 . As follows from the above analyses, the crucial issue for appropriate estimation of on-state resistance R DS−ON is evaluation of the junction temperature ϑ j , because the value of R DS−ON can change by 300% according to the ϑ j . 
Estimation of Junction Temperature
Unfortunately, the MOS-FET junction temperature is impossible to measure directly and can only be evaluated by using the MOS-FET's thermal model and by the calculated power dissipation. In general, the MOS-FET power dissipation P d consists of two main parts as follows:
where P con represents the conductive and P sw represents the switching losses. MOS-FET power dissipation presents the power sources with an equivalent thermal circuit, which causes ϑ j to increase, as well asits influences on R DS−ON . The nearest point, where temperature measuring can be performed, is the transistor case or heat sink, as indicated in Figure 4a . This can be estimated by using the transistor's simple thermal equivalent circuit, as shown in Figure 4b . Due to the thermal resistances, the junction temperature ϑ j is higher than the case temperature ϑ C , and ϑ C is higher than the heat sink temperature ϑ S . The junction and case temperatures can be calculated as follows:
and:
which leads to:
where the MOS-FET power dissipation is indicated by P d , R ϑj−C represents the junction to case thermal resistance for the chosen TO-220 package (R ϑj−c = 0.4 [ o C/W ], data-sheet) and R ϑC−S is the case to heat sink thermal resistance that must be measured for any particular case, because it depends on different parameters. The case to heat sink resistance (R ϑC−S ) is usually calculated from MOS-FET and heat sink data-sheets, but accurate data are rarely available, especially when isolation (mica) is placed between the MOS-FET case and heat sink. Isolation usually has a significant impact on R ϑC−S resistance. It is difficult to mount the temperature sensor on the MOS-FET case, and the easiest solution is to mount it on the heat sink. These values are never completely accurate because of the lack of a model, namely that it does not describe temperature variations over the range of one switching period. Both R ϑj−C and R ϑC−S values cause uncertainty. It is convenient to perform off-line measurement of this parameter. Figure 5 shows the measurements' setup. The MOS-FET was clamped via a spring in the setup device. The transistor was connected to the power supply by appropriate wires. The transistor current was set at approximately 50 A. The MOS-FET case was painted white in order to improve the conditions for the thermal camera measurement. Painted surfaces had a high radiation coefficient (approximately 0.95). The non-painted MOS-FET case has a smaller radiation coefficient, because of case-surface oxidation, and also, its resistance varies widely, causing large measurement errors. Using the thermal-camera, the temperatures are measured and marked at three points, as indicated in Figure 5 Table 3 . Based on the measurements, the thermal resistance R ϑj−S is evaluated for any particular case. According to the measured current I DS and voltage U DS (Table 3) , the MOS-FET R DS−ON = 4.56 mΩ resistance is calculated, and by rearranging Equation (3) into:
it is possible to evaluate the MOS-FET junction temperature, which is also indicated in Table 3 . Finally, the measured (evaluated) thermal resistance R ϑj−S is indicated in the last column of the same Table. Table 3 . Temperature characteristics' coefficients. 
Estimation of MOS-FET Power Dissipation
As can be seen from Equation (4), P d contains two parts; the conductive P con and switching P sw losses. Conductive losses are deterministic for small currents and can be calculated as follows:
where U DS is transistor voltage, when the transistor is conducting the current I DS , and δ is a duty cycle ratio. At higher currents, the MOS-FET's terminals and bonding wires also heat-up significantly (they are insulated within plastic housing). The interesting fact is also that the current value I DS is unknown during power dissipation calculation, because the value itself is a result of a measurement algorithm. Therefore, in order to evaluate P con , it is necessary to use the current measured over previous switching period, which causes the inaccuracy of the measurement procedure. The second part of the losses are the switching losses, which are even harder to evaluate. Different equations exist, but they do not consider all of the effects within the measurement circuit. In a real circuit, the parasitic inductances and capacitances of tracks and elements cause oscillations in the currents and voltages, and this results in some additional switching losses. Figure 6 shows these inductances and capacitances on the boost converter circuit example. As switching losses calculation is always an approximation, they were measured with an oscilloscope. During MOS-FET turn-on and turn-off, the currents and voltages on the terminals were measured simultaneously. Figure 7 shows waveforms during MOS-FET turn-off at the current of 10 A and supply voltage of 10 V. The waveforms were recorded with a Tektronix oscilloscope, that has a bandwidth of 100 MHz, and the current probe was Tektronix TCP305A with amplifier TCPA300. The probe's bandwidth is 50 MHz, and the signal propagation delay is 19 ns. The problem also occurs in the U DS voltage measurement, that is inaccurate because of the parasitic inductances of terminals and bonding wires in the transistor. The switching losses were calculated from the acquired waveforms, by using:
where u n and i n are the instantaneously-measured voltage and current values over equidistant time intervals of ∆t n . Index ON/OF F suggests that the equation can be used in turn-on or turn-off cases. The data were obtained from the oscilloscope in the form of a CSV (Comma Separated Value) file and transferred to MATLAB for further processing. The calculation was performed under the MATLAB framework, where the current signal delay had also to be accounted for by moving the waveform left, considering the propagation delay of 19 ns. In Figure 7b ,d, the instantaneous losses' waveforms' are shown during the switching on and off. The total value of the switching losses was calculated by Equation (10) . This procedure was used to measure the turn-on and turn-off losses at three different currents 10, 20 and 30 A, as collected in Table 4 . Figure 8 shows the switching losses depending on current I DS (P sw = P sw (I DS )), when the voltage is kept constant at 10 V. It was approximated by a second order polynomial, calculated from the measurement results from Table 4 as follows: Figure 6 . Parasitic elements in the boost converter. Figure 8 . The MOS-FET's switching losses.
The constant supply voltage is assumed for power converters. When powered from batteries, the voltage can vary, but within a narrow range.
Bandwidth Evaluation for the U DS Measurement Chain
The bandwidth of the complete measurement chain (Figure 9 ) needs to be considered. The targeted bandwidth of the method must be at least equal to the one provided by the use of classical magnetic sensors. Figure 10 shows the block scheme of measurement system, which consists of two frequency-dependent analog circuits. The first one represents differential amplifier with open-loop gain characteristic, as shown in Figure 11 [15] (black line), and the second one represents the switching noise filter (blue line). The frequency characteristics can be calculated as presented in [16] . According to the proposed differential amplifier scheme shown in Equation (9) , the equation to be applied is: (12) where the open-loop gain A(jω) is defined as: (13) and A o is the open-loop gain of amplifier A 1 (Figure 9 ) at the frequency ω = 0rad/s and has a very high value (infinity in the ideal case) and ω t represents the cross-over frequency at unity open-loop gain (|A(jω)| = 1 or 0 dB). It must be emphasized that Equation (12) is correct only when R 6 /R 2 = R 3 /R 1 ( Figure 9 ). By performing an analysis using Equations (12) and (13), the closed-loop frequency characteristic can be evaluated as:
where ω b = ω t /(1 + R 6 /R 2 ) and G o = R 6 /R 2 represents the closed-loop gain at the frequency of zero. The quantitative assessments of the bandwidth using Equation (14) for the differential amplifier of different G o (switches S 1 and S 2 in Figure 9 can be in three positions) are indicated in Table 5 . The three calculated closed-loop frequency characteristics are featured in the Figure 11 (red lines). Further, due to the "hard" switching operation of the observed MOS-FET, the switching noise can disturb the A/D conversion. For this reason, a first order passive filter, which consists of R 4 and C 4 , was introduced. The frequency characteristics of this filter are given as: (15) where ω RC = R 4 C 4 . According to the chosen values of R 4 = 200Ω and C 4 = 390 pF, the bandwidth of this filter was evaluated as ω RC , (f RC = ω RC /(2π) ∼ = 2 MHz). The frequency characteristics of the switching noise filter is also featured in Figure 11 (blue line). The complete transfer function, which can be obtained by multiplying G 1 and G 2 , is also presented in the Figure 11 by thin green lines. Therefore, it can be concluded that the bandwidth for such an organized shunt-measurement principle is limited to 2 MHz, which is definitely a higher value than the one that can be reached by using the ordinary magnetic principle.
Due to the component tolerances, the response of the actual differential amplifier, which is the crucial part of the system, will deviate from the ideal one. As a means for predicting the extent of this deviation, the sensitivity analysis was performed. The sensitivities can be quantified using the classical sensitivity function S 
where x denotes the value of component (according to Equation (14), a gain G o , a frequency ω b ), and y denotes the circuit parameter of interest (according to Equation (14), the closed-loop gain in absolute form |G 1 (jω)|). The expression Equation (14) has to be written in its absolute form as follows:
Thus, the two sensitivities (S
) would be evaluated as follows:
Low-frequency gain G o depends on resistances R 6 and R 2 ; if both have the precision of ±1%, the G o changes for ±2%. Therefore, after using Equation (18), the low-frequency gain changes cause the following:
A similar analysis can be performed by using Equation (19). This sensitivity is frequency dependent, so two cases will be considered, the first one when the frequency ω = 0 and second the one when ω = ω b . Thereby:
Using the sensitivity evaluated above, the variation of the closed-loop gain G A can be evaluated by:
Thus, by performing a complete sensitivity analysis, it can be concluded that the parameter (resistances) changes cause the tolerance of the closed-loop gain G A to be in the range of ±2%.
U DS Measurement: Anti-Saturation Circuit
As can be concluded from the previous analysis of the MOS-FET ON resistance that it represents a small quantity due to the fact that the voltage U DS (maximum 300 mV) is also of a small value contaminated by switching noise. Figure 9 shows the scheme of the signal acquisition measuring circuit. The noise represents a significant part of a signal, so the usage of a differential amplifier will improve the signal-to-noise ratio. The operational amplifier is saturated when the on-state time of Q 1 is much longer than the Q 2 . At the sampling time, when Q 2 is ON for a short time, the amplifier output cannot be set to the correct value (due to the operational amplifier bandwidth), and the sensed voltage value contains an error. In order to cope with the problem, a small MOS-FET Q 0 was added to the circuit, which is triggered by the same signal as Q 1 . In order to achieve the highest A/D resolution, adaptive gain was introduced by using switches S 1 and S 2 . The measurements of U DS and temperature ϑ s are performed as follows from the measurement scheme presented in Figure 9 . In order to test the current measurement chain, the current I d (flowing through inductor L) was set to 5 A, and the expected measured voltage can be calculated as:
However, during the actual measurement, a voltage of 232 mV was measured, which is different than those calculated and expected (150.8 mV). The low duty cycle on Q 2 causes the Q 1 connect voltage U CC on the instrumental operational amplifier (A 1 ) input, as indicated in Figure 9 , and the amplifier becomes saturated. Due to limited band width, the amplifier output does not reach the steady state in the middle of the T on interval, because U DS goes from saturation to the right value, as shown in Figure 12a ,b. Therefore, when A/D was triggered, the U DS voltage was not the right one. Afterwards, the same test was performed when Q 0 was activated, and the results are presented in Figure 12c ,d. The performance index is indicated in Table 6 . MOS-FET Q 0 clearly prevents the amplifier reaching saturation during low duty cycles (when Q 1 is switched on for a longer time interval). Table 6 . U DS−ON , instrumental amplifier and anti-saturation effect. 
Experimental Setup
A test circuit was designed for experimental purposes. It also includes the Hall sensor (LEM-HTB100p) in order to verify the proposed algorithm. A program was written for the ARM microcontroller STM32F407, which controls the MOS-FETs and captures U DS and heat sink temperature ϑ S during circuit operation. The MOS-FET dissipation, junction temperature, transistor current I DS and, consequently, the average value of inductor current I d,av are calculated during every switching period. The switching frequency was 10 kHz. Serial communication makes it possible to transfer the calculated data to a PC and to oversee the circuit operation.
Performed Measurements, Results and Discussion
The power source supply unit PS-3010 was used for all tests. It is rated for voltages 0-30 V and a current range of 0-10 A. During verification of the U DS measurement amplifier under a small duty cycle (the δ-duty cycle was less than 20%), the PS-3010 could provide more than its rated current for a short time (up to 40 A). An inductor of 216 µH was used in the converter circuit. The current ripple ∆I at a switching frequency of 10 kHz was less than 1 A. The MOS-FET current measurement was performed by measuring and calculating in the next steps:
1. synchronized measuring of U DS when the transistor is switched on; 2. measuring of heat sink temperature ϑ S ; 3. using the current from the previous measurement to calculate the power dissipation P d = P sw + P con , where the switching losses are evaluated using formula P sw = 4. 
there is no previous current I DS data, so ϑ j is considered equal to ϑ S . 5. based on estimated ϑ j , the R * DS−ON is recalculated; 6. the real current I * d,av is calculated using measured U DS and evaluated R * DS−ON .
In order to verify the obtained results and for the comparison between the reference measurement system based on the magnetic Hall sensor, the proposed measurement procedure was performed based on the U DS measurement. The duty cycle (δ = T on /T ) was modulated from 0.05-0.3. Both measurements were performed; I d,av was measured using the proposed algorithm (U DS and ϑ S measurement) and I ref using the Hall sensor. the obtained results are shown in Table 7 . Figure 13 shows the static characteristic of reference and real current measurements. Significant relative error ε appears when applying a relatively small duty cycle (0.05 < δ < 0.1). This is expected, as, due to the relatively low-pass bandwidth of the operational amplifier, the anti-saturation circuit is incapable of setting the output of the instrumental amplifier at the correct value in a very short time [17] . 
where coefficients a, b and c are indicated in Table 8 . The order of the function and coefficients was determined experimentally. By the help of Equation (26), the measured results were compensated. The performed algorithm is calibrated with the reference current measurement. The obtained results are shown in Figure 14c ,d. The performance index without and with compensating approaches is indicated in Table 9 . The voltage U DS and heat sink temperature are also acquired and displayed in Figure 14c ,d. 
Conclusions
Based on the obtained results, it is possible to claim that MOS-FETs can be used as sensors in power electronics' converters. Clean signals can be achieved, with careful measurement circuit design, which are comparable to other sensor types. This sensor has many advantages; the measurement principle does not add many additional losses to the converter circuit, thus eliminating the offset problem of the Hall sensors. The main obstacle for this measurement principle is the changes of R DS−ON during the operation at small duty cycles and due to the junction temperature. The temperature dependence of R DS−ON must be considered. Approximation with potential function was proposed for limited accuracy at small duty cycles. As a testing platform, the step-up converter was chosen, and the obtained results are promising.
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